

FIG. 1

The diagram illustrates a memory subsystem architecture. On the left, a **Processor 202** is connected to a **Flash Memory Subsystem 204** via three bidirectional data buses labeled **206**, **208**, and **210**. The **Flash Memory Subsystem 204** contains a **Memory Controller 212** and a vertical **Flash Memory Array 236**. The **Memory Controller 212** is connected to the **Flash Memory Array 236** via a bidirectional data bus. The **Flash Memory Array 236** is connected to multiple **Flash Memory Devices 214** via bidirectional data buses. Each **Flash Memory Device 214** contains a **Flash Memory Cell Array 216**. The diagram shows two such devices, with vertical ellipsis dots indicating additional devices are present.

FIG. 2




FIG. 3A




FIG. 3B

400




FIG. 4